- 1024 Bits of EEPROM Memory Partitioned Into Four Pages of 256 Bits
- On-Chip 512-Bit SHA-1 Engine to Compute 160-Bit Message Authentication Codes (MAC) and to Generate Secrets
- Write Access Requires Knowledge of the Secret and the Capability of Computing and Transmitting a 160-Bit MAC as Authorization
- User-Programmable Page Write Protection for Page 0, Page 3, or All Four Pages Together
- User-Programmable OTP EPROM Emulation Mode for Page 1 ("Write to 0")
- Communicates to Host with a Single Digital Signal at 15.3kbps or 125kbps Using 1-Wire Protocol
- Switchpoint Hysteresis and Filtering to Optimize Performance in the Presence of Noise
- Reads and Writes Over a Wide Voltage Range of 2.8V to 5.25V from -40°C to +85°C
- 6-Lead TSOC or 2-Lead SFN Packages
|
|
|
| Accessory/PCB Identification
| | Identification and authentication of consumables
| | Ink and Toner Print Cartridge Identification
| | Intellectual Property, License Management
| | Sensor Calibration and Authentication
| | System Programmable Feature Control
|
|
|